365 233





FIG. 1B COMMAND

FIG. 1A CLK

FIG. 1C ADDRESS

F1G. 1D

F16. 2



F16.3




FIG. 4







FIG. 6




**FIG.** 5





F1G. 8



j

:-;

GDB1 SENSE AMPLIFIER READ AMPLIFIER READ GDB0 119 120 (MODE REGISTER 115 252 252 253 CL1~CL4 **PIPELINES** READ/WRITE-CONTROL UNIT a00cz a01cz a02cz a03cz a04cz a05cz a06cz 114 MODE-REGISTER CONTROLLING UNIT FIG.9 ~WRITE COMMAND DECODING UNIT write Amplifier ADDRESS DECODING UNIT **PIPELINES** 109 108 **~107** 106 WRITE-CONTROL UNIT DATA-OUTPUT) BUFFER COMMAND-INPUT BUFFER INTERNAL-CLOCK-GENERATION UNIT DATA-INPUT BUFFER Address-Input Buffer 105 101 102 103 104 CLK ADD SLK 00

MEMORY-CELL ARRAY

121